Interex Semiconductor Date not provided Sr/Lead Design Engineer Frontend EngineeringFirmware EngineeringVLSI PythonVerilogSystemVerilog